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SUPPLEMENTARY NOTES
ABSTRACT
The advancement of the Army's electronic lethality and survivability programs require energy dense capacitors that are capable of being discharged at a rate greater than 20 kA/μs and handle a voltage reversal of 20% of the rated charge voltage. The electrical and mechanical stresses of these requirements inherently cause capacitance loss during the discharge of the capacitor under test. The US Army Research Laboratory (ARL), in conjunction with General Atomics (GA), has been working to develop state of the art metalized polypropylene (MPP) capacitors that can withstand the stresses of operating in pulse power systems. This report discusses the pulse power test results of various MPP capacitors developed by GA and evaluated by ARL with the goal of maintaining 90% capacitance after enduring 10 charge and discharge cycles where the discharge occurs within tens of microseconds and the peak currents exceed 100 kA. Over the past decade, design advancements have been made that yield MPP capacitors with long DC life and high energy density but are also capable of discharge currents and rise times typically reserved for discrete foil capacitors.
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Introduction
The advancement of the Army's electronic lethality and survivability programs requires energy-dense capacitors that are capable of being discharged at a rate greater than 20 kA/µs and can handle a voltage reversal of 20% of the rated charge voltage. The stresses of these requirements inherently cause capacitance loss during the discharge of the capacitor under test. The guideline for the acceptability of a capacitor under theses test conditions is that the capacitor does not lose more than 10% of its original capacitance after 10 charge and discharge cycles.
General Atomics (GA) has been developing capacitors to meet the demand of these requirements. The latest 3 models of capacitors were tested and their performance is being evaluated to identify a viable candidate for the use in various high voltage applications.
Capacitor Evaluation Circuit
To properly evaluate how the capacitor will respond to load variations outside of the system, the testbed described in the circuit shown in Fig. 1 was used. This circuit comprises the device under test C, buss inductance L1, adjustable inductances L2 and L3, anti-parallel diode D1, series diode D2, high current switch SW1, and adjustable resistance R. There are 2 extreme waveform characteristics that are used to vet the capacitors. The first of these 2 waveforms is a low inductive load path, which will produce a waveform with a rate of rise greater than 20 kA/µs and no voltage reversal on the capacitor. This requires the circuit to have approximately 70 nH of inductance for L2 and 10 nH for L3 with R at 33 mohm. The other waveform requires a much lower rate of rise but produces a 20% voltage reversal on the capacitor and a much longer current pulse. This requires the circuit load to have approximately 700 nH of inductance for L2 and no change with L3 with R equal to 25 mohms. The test circuit has a buss that can adjust the distance between the buss, thus varying the inductance to the desired level. The reconfigurable load bank consists of 9 different paralleled stacks of 0.1 ohm resistors that can hold up to 0.4 ohms. 
Results and Discussion
Capacitor 38300-84
This capacitor is designed to have a capacitance of 315 µf with a rated voltage of 10 kV. Serial numbers 0911-X3-0061 and 0911-X3-0064 were subjected to the high inductance circuit, and capacitor number 0911-X3-0057 was subjected to the low inductance circuit. These capacitors were charged, pulsed, and measured for capacitance, dissipation factor (DF), and equivalent series resistance (ESR) to document the change from discharge to discharge. Figure 2 shows the waveform from discharge 3 to discharge 13 on Cap 0061, Fig. 3 shows the waveform from discharge 1 to discharge 11 on Cap 0064, and Fig. 4 shows the waveform from discharge 1 to discharge 8 on Cap 0057. There is what appears to be a slight change in the waveforms over the discharge life; however, Fig. 5 shows that the capacitance loss for each of the capacitors is significant from discharge to discharge and a 10% capacitance loss is reached rather quickly with Cap 0057 only able to supply 8 discharges before the capacitance loss threshold is reached. 
Capacitor 38382-88
This model capacitor is designed to have a capacitance of 400 µf at a rated voltage of 10 kV. Two of these capacitors, Cap 8 and Cap 9, were tested, of which Cap 8 was exposed to a total of 458 20 kJ discharges over its life with a total capacitance loss of only 0.007%. Cap 8 was initially subjected to the low inductance circuit, which produces a di/dt of 22 kA/µs. Figure 6 shows the discharge comparison between discharge 1 and discharge 140 under these conditions. Cap 8 was then exposed to what was called a medium inductance circuit to see if the introduction of a 30-kA current reversal would degrade the capacitor. This test was done with discharges fired in a burst of 5 at a rate of 0.5 Hz. Figure 7 shows that the capacitor saw no significant degradation after a total of 20 discharges under these conditions with a capacitance change of only 0.005%.
Fig. 7 Medium inductance discharge 2 vs. discharge 21
After more than 280 discharges at 10 kV with reversals up to 1.1 kV and peak forward currents up to 150 kA and peak current reversals of up to 72 kA, as shown in Figs. 8 and 9 , respectively, the lifetime of this capacitor was an order of magnitude higher than the expected 20 to 30 discharge limitation (10% capacitance loss). These evaluations resulted in a capacitance loss of less than 0.01%. Figure 8 illustrates that the voltage reversal across the capacitor was only 1.1 kV with a 72-kA current reversal. This observation (Fig. 8) led us to perform an evaluation that would apply higher voltage reversals on the capacitor to stress the dielectric, which would induce degradation and identify the cause of low discharge life. Furthermore, we varied the inductance in the reverse-current path between the anti-parallel diode and capacitor to produce an increase in capacitor voltage reversal attempting to achieve a 3-kV voltage reversal. The objective buss was replaced by the provided evaluation buss, which increased the voltage reversal to 1.5 kV, as shown in Fig. 10 . Eleven discharges were fired with the evaluation buss at 10 kV with a 1.5-kV reversal and a 148-kA forward and 64-kA reversal current. This resulted in capacitance change of 0.1 µf and no change in the dissipation factor, which remained at 0.0073. An additional 450 nH of inductance was inserted between the capacitor and the anti-parallel diode on the return side of the evaluation buss. This yielded 3 kV of voltage reversal at a charge voltage of 8.6 kV. This was achieved by increasing the inductance of L3 in the testbed Fig. 1 .
Fig. 10 Objective buss vs. BAE evaluation buss
The capacitor was stressed under this condition with a discharge rate of 1 discharge every 10 s after which the capacitance measurements were taken after 10 discharges. The benefit and purpose of this test is to solely stress the dielectric in the capacitor without stressing the end connections due to fact the peak currents are reduced to no more than 110 kA. Table 1 shows a negligible decline in the capacitor changing 0.1 to 0.2 µF after 10 discharges. Figure 11 shows the voltage and current waveforms of an 8.6 kV discharge overlaying discharge 1 to discharge 55, which confirms the stability of the capacitor. 
Fig. 11 High voltage reversal test
Figures 12 and 13 show the capacitance over 458 discharges stressed by voltage and current, respectively. Based on Figs. 12 and 13, the voltage and current stress on the capacitor did not induce a large variance in capacitance throughout the evaluation sequence of Cap 8. Figure 14 illustrates the different voltage waveforms that the capacitor endured during high load inductance evaluation. In Fig. 14, Obj-Vx represents different inductances used with the objective buss, Test-Buss represents waveforms generated by the evaluation buss, and MTest-x represents waveforms generated by the additional inductance added to the evaluation buss. On discharge 56 of the 3-kV reversal evaluation, the capacitor shorted out internally during the discharge, as illustrated in Fig. 15 . Figure 15 depicts that when the capacitor fault condition happened, a small percentage of current with much lower energy was discharged through the switch (pulse current info attained from Rogowski coil). Figure 15 also shows the saturation of the voltage probe due to the capacitor failure.
Fig. 15 High voltage reversal test failure
Just before failure, Cap 8 had a capacitance of 408.7 µF and a dissipation factor of 0.0078. From these results, we believe that the current density in the end connections internal to the capacitor where not the point of failure. These results point to the inductance in the anti-parallel diode path across the capacitor, which leads to higher voltage reversal on the capacitor thereby damaging the dielectric. Because the objective buss has very low inductance in the anti-parallel diode path, it is expected that discharge life should be well over 30. The pictures in Figs. 16 and 17 show the result of the failure. Cap 9 was tested in the low inductance circuit with 25 discharges single discharge and then 25 discharges in a burst of 5 at a rate of 0.4 Hz. Figures 18 and 19 show the capacitance loss with respect to the voltage and current stresses respectively. It is clear that Cap 9 is following the trend of Cap 8. Further testing on Cap 9 will take place with other system component integration. 
Capacitor 38382-88WC
Capacitor 38382-88 serial number 2D had an initial capacitance of 405.3 µf, a dissipation factor of 0.0055, and an ESR of 0.0021. The capacitor was held at 10 kV for 2 min to see the voltage drop over time; this was done 5 times. Afterward the capacitance, DF, and ESR were rechecked. Table 2 shows the results of this test. The capacitor was then inserted into the discharge circuit where the case of the capacitor was floating respect to the terminals. The discharge circuit produced a high di/dt waveform with no voltage reversal. The capacitor was discharged in 2-kV increments until a 10-kV charge was achieved. Figure 20 shows the full 10-kV discharge waveforms. On the third discharge, the header popped off of the capacitor. The following pictures show the state of the capacitor after this event.
After ensuring that the capacitor was fully discharged it was found that the capacitor was in good condition with a capacitance of 405.3 µf, DF of 0.0056, and an ESR of 0.0023. The pictures in Figs. 21 and 22 show the result of the failure. 
Conclusion
Capacitor model 38382 clearly has superior performance for the given application showing negligible loss in capacitance far beyond the expected discharge life of the system. However, there is major concern with the integrity of the header of the capacitor given the recent failure of the 2 capacitors. We are in contact with GA to resolve the issue of the voltage breakdown from case to terminal. 
